

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION N
09/955,885	09/19/2001	Yasutoshi Hirano	2271/65888 9849	
7590 11/10/2004			EXAMINER	
RICHARD F. JAWORSKI			TRAN, DENISE	
Cooper & Dunham LLP 1185 Avenue of the Americas		ART UNIT	PAPER NUMBER	
New York, NY 10036			2186	THE ENTROPIES

DATE MAILED: 11/10/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(n)		
Office Action Summany		Application No.	Applicant(s)		
		09/955,885	HIRANO, YASUTOSHI		
	Office Action Summary	Examiner	Art Unit		
		Denise Tran	2186		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	correspondence address		
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply or period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1)⊠	Responsive to communication(s) filed on 23 A	ugust 2004.			
2a)□	This action is FINAL . 2b) This action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposit	ion of Claims				
5)□ 6)⊠ 7)□	Claim(s) 1-14 is/are pending in the application 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) 1-14 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.			
Applicat	ion Papers				
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	epted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
11)[The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.		
Priority (under 35 U.S.C. § 119				
а)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage		
Attachmen		<u>-</u>			
2) Notic 3) Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:			

Application/Control Number: 09/955,885 Page 2

Art Unit: 2186

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 8/23/04 has been entered.

- 2. Claims 1-14 are presented for examination.
- 3. The amendment filed 2/9/04 and 7/15/04 are objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: in particular, claims 1 and 8, lines 10-11 "without requiring reinitialization of said digital processor" is not supported by the original disclosure because according to page 8, lines 10-12, teaches "without initializing of the DSP."

Applicant is required to cancel the new matter in the reply to this Office Action.

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Art Unit: 2186

5. Claims 1-14 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. In particular, "without requiring reinitialization of said digital processor," claims 1 and 8, lines 10-11, contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention because according to page 8, lines 10-12, teaches "without initializing of the DSP."

Page 3

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pawate et al., U.S. Patent No. 5,638,530 (hereinafter Pawate) in view of Hudson et al., U.S. Patent No. 6,088,785 (hereinafter Hudson).

Art Unit: 2186

As per claim 1, Pawate shows the use of signal processing apparatus (e.g. figure 1) comprising:

a digital signal processor (e.g. element 100, figure 2) comprising an internal memory part storing a program to be executed (e.g. element 150, 160, figure 2);

an external memory part storing programs executable in the digital signal processor (e.g. col. 13, line 59 to col. 14, line 48) (it is an inherent feature that when the host downloads information to the shared memory of the DSP processor it is doing it from the host memory inside the PC (e.g. element 200, figure 1) because this allows the information to be stored and then used at a later time, such as downloading it);

a clock signal generating part generating a clock signal and outputting the clock signal to the digital signal processor (e.g. element 181, figure 2);

a clock signal control part controlling outputting of the clock signal to the digital signal processor so that the programs stored in the external memory part can be forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180); and wherein the control of output of the clock signal is performed (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180).

Pawate does not specifically show the use of without requiring reinitialization of the digital signal processor. Hudson shows the use of without requiring reinitialization of the digital signal processor (e.g. col. 18, line 53 to col. 19, line 40; col. 14, lines 47-68). In addition, Hudson shows the use of placing the individual subsystems in accessing mode, low power mode and halt mode which permits the subsystem to operate at a lower frequency, utilizing the lower frequency clock (e.g. col. 14, lines 47-68). It would

Art Unit: 2186

have been obvious to one of ordinary skill in the art at the time the invention was made to combine Hudson with Pawate because it would provide for dynamic loading of the DSP memory without having the subsystem to be reset or reinitialization, therefore, allowing for a reduction in memory size and increasing processing speed.

As per claim 2, Pawate shows the use of the clock signal control part forwards the programs read from said external memory part to the internal memory after stopping outputting the clock signal to the digital signal processor (e.g. col. 13, line 59 to col. 14, line 48).

As per claim 3, Pawate shows the use of the clock signal control part comprises a forward circuit part and a clock control part, the clock control part stops outputting the clock signal to the digital signal processor after the forward circuit part supplies the clock control part with a signal requesting that the clock control part stops outputting the clock signal to the digital signal processor so that the programs stored in the external memory part can be forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 58).

As per claim 4, Pawate shows the use of the clock control part restarts outputting the clock signal to the digital signal processor after the forward circuit part supplies the clock control part with a signal requesting that the clock control part outputs the clock signal to the digital signal processor when the programs stored in the external

memory part are completely forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 58).

As per claims 5 and 6, Pawate shows the use of the clock signal control part controls outputting of the clock signal to the digital signal processor in compliance with a request from the digital signal processor (e.g. col. 9, lines 1-15) and in compliance with a request from an outside of the signal processing apparatus (e.g. col. 14, lines 5-10).

As per claim 7, Pawate shows the use of the clock signal control part comprises a forward circuit for forwarding a desired part of the programs read from the external memory part to the internal memory (e.g. element 180, figure 2).

7. Claims 8-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakajima et al., JP01264034A (hereinafter Nakajima, in view of Pawate et al., U.S. Patent No. 5,638,530 (hereinafter Pawate) and further view of Hudson et al., U.S. Patent No. 6,088,785 (hereinafter Hudson).

As per claim 8, Nakajima shows the use of a modern for modulating / demodulating a communication data by using a signal processing apparatus (e.g. abstract) comprising:

A digital signal processor comprising an internal memory part storing a program to be executed (e.g. abstract and figure 1). Nakajima does not disclose an external

memory part storing programs executable in said digital signal processor; a clock signal generating a clock signal and outputting the clock signal to said digital signal processor to said digital signal processor; and a clock signal control part controlling outputting of said clock signal to said digital signal processor so that said programs stored in said external memory part can be forwarded to said internal memory part and wherein the control of output of the clock signal is performed without requiring reinitialization of the digital signal processor.

Pawate shows the use of a digital signal processor (e.g. element 100, figure 2) comprising an internal memory part storing a program to be executed (e.g. element 150, 160, figure 2);

an external memory part storing programs executable in the digital signal processor (e.g. col. 13, line 59 to col. 14, line 48) (it is an inherent feature that when the host downloads information to the shared memory of the DSP processor it is doing it from the host memory inside the PC (e.g. element 200, figure 1) because this allows the information to be stored and then used at a later time, such as downloading it);

a clock signal generating part generating a clock signal and outputting the clock signal to the digital signal processor (e.g. element 181, figure 2); and

a clock signal control part controlling outputting of the clock signal to the digital signal processor so that the programs stored in the external memory part can be forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180); and wherein the control of output of the clock signal is performed (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180).

Art Unit: 2186

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the re-configuration of the modem with additional programs and allowing the host to directly access the memory without arbitration. Hudson shows the use of without requiring reinitialization of the digital signal processor (e.g. col. 18, line 53 to col. 19, line 40 and col. 14, lines 47-68). In addition, Hudson shows the use of placing the individual subsystems in accessing mode, low power mode and halt mode which permits the subsystem to operate at a lower frequency, utilizing the lower frequency clock (e.g. col. 14, lines 47-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Hudson with Pawate and Nakajima because it would provide for dynamic loading of the DSP memory without having the subsystem to be reset or reinitialization, therefore, allowing for a reduction in memory size and increasing processing speed.

As per claim 9, Nakajima does not specifically show the limitations of claim 9. Pawate teaches the use of the clock signal control part forwards the programs read from said external memory part to the internal memory after stopping outputting the clock signal to the digital signal processor (e.g. col. 13, line 59 to col. 14, line 48).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the re-configuration of the modem with additional programs and allowing the host to directly access the memory without arbitration.

As per claim 10, Nakajima does not specifically show the limitations of claim 10. Pawate teaches the use of the clock signal control part comprises a forward circuit part and a clock control part, the clock control part stops outputting the clock signal to the digital signal processor after the forward circuit part supplies the clock control part with a signal requesting that the clock control part stops outputting the clock signal to the digital signal processor so that the programs stored in the external memory part can be forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 58). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the reconfiguration of the modem with additional programs and allowing the host to directly access the memory without arbitration.

Page 9

As per claim 11, Nakajima does not specifically show the limitations of claim 11. Pawate teaches the use of the clock control part restarts outputting the clock signal to the digital signal processor after the forward circuit part supplies the clock control part with a signal requesting that the clock control part outputs the clock signal to the digital signal processor when the programs stored in the external memory part are completely forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 58). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the reconfiguration of the modem with additional programs and allowing the host to directly access the memory without arbitration.

Page 10

Art Unit: 2186

As per claims 12 and 13, Nakajima does not specifically show the limitations of claims 12 and 13. Pawate teaches the use of the clock signal control part controls outputting of the clock signal to the digital signal processor in compliance with a request from the digital signal processor (e.g. col. 9, lines 1-15) and in compliance with a request from an outside of the signal processing apparatus (e.g. col. 14, lines 5-10). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the reconfiguration of the modem with additional programs and allowing the host to directly access the memory without arbitration.

As per claim 14, Nakajima does not specifically show the limitations of claim 14. Pawate teaches the use of the clock signal control part comprises a forward circuit for forwarding a desired part of the programs read from the external memory part to the internal memory (e.g. element 180, figure 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Pawate with Nakajima because it would provide for the re-configuration of the modem with additional programs and allowing the host to directly access the memory without arbitration.

8. Applicant's arguments filed 08/23/04 have been considered but are not persuasive.

Art Unit: 2186

9. In the remarks, Applicants argued in substance that (1) Pawate teaches controlling the clock of the DSP to place the DSP into a power saving mode which allows the host computer to access the shared memory (external to the DSP), Pawate simply does not disclose controlling outputting of the clock signal to the DSP so that programs stored in the external memory part can be forwarded to the internal memory part as claimed.

The examiner disagrees with the applicant's argument (1), first, Pawate teaches, the DSP 100 or the DSP card 100 having a memory 150 or 160 wherein the memories are internal to the DSP 100 (e.g., col. 6, lines 2 and 20-22; fig. 2, el. 100, 150 or 160). Next, Pawate teaches controlling the clock of the DSP to place the DSP into a power saving mode which allows the host computer to access the internal memory (internal to the DSP) (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180); therefore, Pawate disclose controlling outputting of the clock signal to the DSP so that programs stored in the external memory part can be forwarded to the internal memory part as claimed.

10. In the remarks, Applicants argued in substance that (2) the combination of Pawate and Hudson does not disclose or suggest each and every feature of the claimed invention.

The examiner disagrees with the applicant's argument (2) because the combination of Pawate and Hudson discloses or suggests each and every feature of the

Art Unit: 2186

claimed invention. In particular, Pawate shows the use of signal processing apparatus (e.g. figure 1) comprising:

a digital signal processor (e.g. element 100, figure 2) comprising an internal memory part storing a program to be executed (e.g. element 150, 160, figure 2);

an external memory part storing programs executable in the digital signal processor (e.g. col. 13, line 59 to col. 14, line 48) (it is an inherent feature that when the host downloads information to the shared memory of the DSP processor it is doing it from the host memory inside the PC (e.g. element 200, figure 1) because this allows the information to be stored and then used at a later time, such as downloading it);

a clock signal generating part generating a clock signal and outputting the clock signal to the digital signal processor (e.g. element 181, figure 2);

a clock signal control part controlling outputting of the clock signal to the digital signal processor so that the programs stored in the external memory part can be forwarded to the internal memory part (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180); and wherein the control of output of the clock signal is performed (e.g. col. 13, line 59 to col. 14, line 48 and figure 2, elements 110-140, 180).

Pawate does not specifically show the use of without requiring reinitialization of the digital signal processor. Hudson shows the use of without requiring reinitialization of the digital signal processor (e.g. col. 18, line 53 to col. 19, line 40; col. 14, lines 47-68). In addition, Hudson shows the use of placing the individual subsystems in accessing mode, low power mode and halt mode which permits the subsystem to operate at a lower frequency, utilizing the lower frequency clock (e.g. col. 14, lines 47-68). It would

Art Unit: 2186

Page 13

have been obvious to one of ordinary skill in the art at the time the invention was made

to combine Hudson with Pawate because it would provide for dynamic loading of the

DSP memory without having the subsystem to be reset or reinitialization, therefore,

allowing for a reduction in memory size and increasing processing speed.

Therefore the combination of references renders the claimed invention

unpatentable.

11. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Denise Tran whose telephone number is (571) 272-

4189. The examiner can normally be reached on Monday, Thursday and an alternated

Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone numbers for

the organization where this application or proceeding is assigned are (703) 872-9306 for

central Official communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 305-

3900.

DT

November 1, 2004

Deuxpan